Home / ECE / Digital Electronics :: Section 17

ECE :: Digital Electronics

  1. NAND gates can be used to produce edge triggering.

  2. A.
    True
    B.
    False

  3. The number of comparator circuits required to build a three-bit simultaneous A/D converter is

  4. A.
    7
    B.
    8
    C.
    15
    D.
    16

  5. -8 is equal to signed binary number

  6. A.
    10001000
    B.
    00001000
    C.
    10000000
    D.
    11000000

  7. Assume that only x and y logic inputs are available. What is the minimum number of 2-input NAND gates required to implement xy?

  8. A.
    2
    B.
    3
    C.
    4
    D.
    5

  9. The parity bit is

  10. A.
    always 1
    B.
    always 0
    C.
    1 or 0
    D.
    none of the above

  11. In 2's complement representation, a certain negative number - N is 1011. The representation for + N is

  12. A.
    0100
    B.
    0101
    C.
    0110
    D.
    0011

  13. In 8355, the ROM is organized as __________ words of 8 bits each.

  14. A.
    2000
    B.
    2048
    C.
    8355
    D.
    835

  15. What binary number does second row represent?

  16. A.
    01111001
    B.
    01010101
    C.
    10101010
    D.
    11101010

  17. In C-language f- = 9 is equivalent to

  18. A.
    f = -9
    B.
    f = f - 9
    C.
    f = 9 - 1
    D.
    -f = 9

  19. Effective address is calculated by adding or subtracting displacement value to

  20. A.
    immediate address
    B.
    Relative address
    C.
    absolute address
    D.
    base address