Menu
Home / ECE / Network Analysis and Synthesis :: Section 17

ECE :: Network Analysis and Synthesis

Network Analysis and Synthesis - Section 1
Network Analysis and Synthesis - Section 2
Network Analysis and Synthesis - Section 3
Network Analysis and Synthesis - Section 4
Network Analysis and Synthesis - Section 5
Network Analysis and Synthesis - Section 6
Network Analysis and Synthesis - Section 7
Network Analysis and Synthesis - Section 8
Network Analysis and Synthesis - Section 9
Network Analysis and Synthesis - Section 10
Network Analysis and Synthesis - Section 11
Network Analysis and Synthesis - Section 12
Network Analysis and Synthesis - Section 13
Network Analysis and Synthesis - Section 14
Network Analysis and Synthesis - Section 15
Network Analysis and Synthesis - Section 16
Network Analysis and Synthesis - Section 17
Network Analysis and Synthesis - Section 18
Network Analysis and Synthesis - Section 19
Network Analysis and Synthesis - Section 20
Network Analysis and Synthesis - Section 21
Network Analysis and Synthesis - Section 22
Network Analysis and Synthesis - Section 23
Network Analysis and Synthesis - Section 24
Network Analysis and Synthesis - Section 25
Network Analysis and Synthesis - Section 26
Network Analysis and Synthesis - Section 27

  1. Poor power factor

    2. A.
    reduces load handling capability of electrical system
    B.
    results in more power losses in the electrical system
    C.
    overloads alternators, transformers and distribution lines
    D.
    all

    View Answer

    Workspace

    Discuss Discuss in Forum

  2. The input resistance of the network in figure is

    3. A.
    1.5 R
    B.
    C.
    D.

    View Answer

    Workspace

    Discuss Discuss in Forum

  3. If two networks are cascaded then

    4. A.
    [y] = [ya] . [yb]
    B.
    [Z] = [Za] . [Zb]
    C.
    [aa] = [bb]
    D.
    [aa] + [bb]

    View Answer

    Workspace

    Discuss Discuss in Forum

  4. When a series RL circuit is switched on to a dc voltage, the rate of change of current is maximum at t = 0.

    5. A.
    True
    B.
    False

    View Answer

    Workspace

    Discuss Discuss in Forum

  5. In the set of equation

    x1 =

    6. View Answer

    Workspace

    Discuss Discuss in Forum

  6. Z-matrix for the network shown in the given figure is

    7. View Answer

    Workspace

    Discuss Discuss in Forum

  7. In a circuit containing a complex impedance, maximum power transfer takes place when load is

    8. A.
    pure resistance
    B.
    equal to the complex impedance
    C.
    conjugate complex of the circuit impedance
    D.
    none of the above

    View Answer

    Workspace

    Discuss Discuss in Forum

  8. The resistance of a bulb at the time of full brightness is 1200 Ω. Then the resistance at room temperature is about

    9. A.
    1200 Ω
    B.
    120 Ω
    C.
    600 Ω
    D.
    10 Ω

    View Answer

    Workspace

    Discuss Discuss in Forum

  9. For a delayed half wave rectified wave, the average and rms values are lower than those for half wave.

    10. A.
    True
    B.
    False

    View Answer

    Workspace

    Discuss Discuss in Forum

  10. A reactance function is always a quotient of

    11. A.
    even to odd polynomials
    B.
    odd to even polynomials
    C.
    even to odd or odd to even polynomials
    D.
    even to even polynomials

    View Answer

    Workspace

    Discuss Discuss in Forum

Java Programming Questions and Answers Interview Questions and Answers