Menu
Home / GATE 2017-2018 / GATE EEE :: Discussion

Discussion :: GATE EEE

  1. In the circuit shown below, Q1 has negligible collector-to-emitter saturation voltage and the diode drops negligible voltage across it under forward bias. If Vcc is +5 V, X and Y are digital signals with 0 V as logic 0 and Vcc as logic 1, then the Boolean expression for Z is

    2. A.
    XY
    B.
    .
    C.
    .
    D.
    .

    View Answer

    Workspace

    View Answer

    Answer : Option B

    Explanation :

    -NA-

Write your comments here:

Be The First To Comment