Home / EEE / RL Circuits :: Discussion

Discussion :: RL Circuits

  1. In a lag network, the output voltage lags the input voltage in phase.

  2. A.
    True
    B.
    False

    View Answer

    Workspace

    Answer : Option A

    Explanation :

    No answer description available for this question.


Be The First To Comment