Home / ECE / Network Analysis and Synthesis :: Discussion

Discussion :: Network Analysis and Synthesis

  1. In a series RLC circuit p.f is lagging when f < resonance frequency.

  2. A.
    True
    B.
    False

    View Answer

    Workspace

    Answer : Option B

    Explanation :

    When f < fr, XC > XL and p.f is leading.


Be The First To Comment