Menu
Home / ECE / Digital Electronics :: Discussion

Discussion :: Digital Electronics

  1. The sum S of A and B in a Half Adder can be implemented by using K NAND gates. The value of K is

    2. A.
    3
    B.
    4
    C.
    5
    D.
    none of these

    View Answer

    Workspace

    View Answer

    Answer : Option B

    Explanation :

    No answer description available for this question.

Write your comments here:

Be The First To Comment