Menu
Home / CSE / Digital Computer Electronics :: Discussion

Discussion :: Digital Computer Electronics

  1. For an input pulse train of clock period T, the delay produced by an n stage shift register is

    2. A.
    (n-l)T
    B.
    nT
    C.
    (n+l)T
    D.
    2nT
    E.
    None of the above

    View Answer

    Workspace

    View Answer

    Answer : Option A

    Explanation :

    No answer description available for this question.

Write your comments here:

Be The First To Comment