Home / CSE / Digital Computer Electronics :: Section 3

CSE :: Digital Computer Electronics

  1. Which of the following is not functionally a complete set?

  2. A.
    AND, OR
    B.
    NAND
    C.
    NOR
    D.
    AND, OR, NOT
    E.
    None of the above

  3. The fan-out capability of a digital building block can be defined as

  4. A.
    the number of inputs that one output can transmit to
    B.
    the amount of cooling required for fanning the hear out
    C.
    the number of inputs that can transmit to one input
    D.
    the maximum power dissipation (heat generation) that the unit can stand.
    E.
    None of the above

  5. Conversion of an octal number 738 to binary number is

  6. A.
    1101112
    B.
    1111002
    C.
    1100102
    D.
    1110112
    E.
    None of the above

  7. Conversion of binary number 11000012 to hexadecimal is

  8. A.
    5716
    B.
    6116
    C.
    5116
    D.
    4316
    E.
    None of the above

  9. The main advantage of hexadecimal numbers is the case of conversion from hexadecimal to _____ and vice versa.

  10. A.
    decimal
    B.
    binary
    C.
    ASCE
    D.
    BCD
    E.
    None of the above

  11. Which of the following TTL subfamily is the fastest

  12. A.
    standard TTL
    B.
    high-speed TTL
    C.
    schottky TTL
    D.
    low-speed TTL
    E.
    None of the above

  13. The leading bit stands for the _____ and the remaining bits for the _____ is known as signed binary numbers.

  14. A.
    sign, remainder
    B.
    sign, magnitude
    C.
    value, sign
    D.
    variable, value
    E.
    None of the above

  15. A multiplexer is also known as

  16. A.
    coder
    B.
    decoder
    C.
    data selector
    D.
    multivibrator
    E.
    None of the above

  17. Standard TTL has a multiple emitter input transistor and a _____ output

  18. A.
    totem-pole
    B.
    bipolar
    C.
    register
    D.
    transistor
    E.
    None of the above

  19. A shift register moves the _____ left or right. Serial loading means storing a word in a shift register by entering _____ bit per clock pulse. With parallel or broadside loading, it takes only one _____ pulse to load the input word.

  20. A.
    light, eight, clock
    B.
    right, eight, clock
    C.
    bits, one, register
    D.
    bits, one, clock
    E.
    None of the above